A new storage node structure for stacked capacitor cel1s has been developed. This storage node structure can enlarge cel1 capacitance (Cs), and can decrease the difficulties involved in photolithography and metallization process by reducing the height of the storage node. A 30fF cell capacitance with 200nm storage node is achieved in 64M DRAM cell size.
. INTRODUCTION
Stacked capacitor ce11 (STC ce11) has been widely studied for mega bit DRAMs, because it can attain sufficient cell capacitance (Cs), and it can be fabricated without using any advanced techniques in lM and 4M DRAMs. These advantages are reduced with scaling down the memory cel1 size. In 16M DRAMs, it is difficult to obtain sufficient ce1l capacitance for memory operationr oD account of a reduction of storage node area. In order to achieve the desired ce11 capacitancer several advanced stacked capacitor cell structure have been introduced. Examples are the double-stacked storage ,rod"(l), the fin structure(2) and the cylindrical c"11(3). 
